JPH0289542U - - Google Patents
Info
- Publication number
- JPH0289542U JPH0289542U JP13530489U JP13530489U JPH0289542U JP H0289542 U JPH0289542 U JP H0289542U JP 13530489 U JP13530489 U JP 13530489U JP 13530489 U JP13530489 U JP 13530489U JP H0289542 U JPH0289542 U JP H0289542U
- Authority
- JP
- Japan
- Prior art keywords
- logic blocks
- synchronization signal
- delay
- input
- synchronization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Advance Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13530489U JPH0289542U (en]) | 1989-11-24 | 1989-11-24 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13530489U JPH0289542U (en]) | 1989-11-24 | 1989-11-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0289542U true JPH0289542U (en]) | 1990-07-16 |
Family
ID=31394807
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13530489U Pending JPH0289542U (en]) | 1989-11-24 | 1989-11-24 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0289542U (en]) |
-
1989
- 1989-11-24 JP JP13530489U patent/JPH0289542U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0289542U (en]) | ||
JPS6048785B2 (ja) | 主記憶制御方式 | |
US5088035A (en) | System for accelerating execution of program instructions by a microprocessor | |
JPS5934197Y2 (ja) | カウンタ装置 | |
JPH01146941U (en]) | ||
JPS5834185U (ja) | 表示回路 | |
JPH0452244U (en]) | ||
JPH0358736U (en]) | ||
JPH0729506Y2 (ja) | シフト方式のパターン発生部をもつicテスタ | |
JPS5755438A (en) | Data processing unit | |
JPH0191954U (en]) | ||
JPS5834183U (ja) | 表示回路 | |
JPS5624630A (en) | Plural input and output device control system | |
JPH01120677U (en]) | ||
JPS59114640A (ja) | 信号処理用プロセツサlsi | |
JPS6211930A (ja) | デ−タ伝送装置 | |
JPH02212945A (ja) | ソフトウェア論理シミュレータ | |
JPS6347625U (en]) | ||
JPS63291156A (ja) | 計算機間の処理の同期方式 | |
JPH0281061U (en]) | ||
JPH01172730U (en]) | ||
JPS63163026U (en]) | ||
JPS62138253U (en]) | ||
JPS61160556U (en]) | ||
JPH056264A (ja) | 演算回路 |